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We report the design and test of Reciprocal Quantum Logic shift-register yield vehicles consisting
of up to 72,800 Josephson junction devices per die, the largest digital superconducting circuits ever
reported. Multiple physical layout styles were matched to the MIT Lincoln Laboratory foundry,
which supports processes with both four and eight metal layers and minimum feature size of 0.5µm.
The largest individual circuits with 40,400 junctions indicate large operating margins of ±20% on AC
clock amplitude. In one case the data were reproducible to the accuracy of the measurement, ±1%
across five thermal cycles using only the rudimentary precautions of passive mu-metal magnetic
shielding and a controlled cool-down rate of 3mK/s in the test fixture. We conclude that with
proper mitigation techniques, flux-trapping is no longer a limiting consideration for very-large-
scale-integration of superconductor digital logic.
Superconductor digital technology offers fundamental
advantages over conventional semiconductor technology
in terms of power efficiency, interconnect bandwidth, and
computational density, but to realize this potential the
integration scale must increase. Past limitations to scal-
ing have included 1) design, as dc-powered circuits based
on Rapid Single Flux Quantum (RSFQ) logic draw 1A
per 1,000 gates, 2) fabrication, as non-planarized pro-
cesses allow only four metal layers and feature sizes
greater than 1µm [1], and 3) test, as flux trapping in
the superconductor films can degrade or preclude cor-
rect circuit operation. Scaling superconductor technol-
ogy is now possible due to recent advances in circuit
design embodied in Reciprocal Quantum Logic (RQL)
[2, 3] and recent advances in superconductor integrated
circuit fabrication, which extends to minimum features of
0.25-0.5µm and 6-8 levels of metal at multiple foundries
[4, 5]. This paper addresses flux trapping as the one re-
maining technological obstacle limiting integration scale.
We measure flux-trapping signatures in large RQL shift
register circuits and report physical layout styles and test
protocols that completely eliminate the effect.
I. FLUX TRAPPING IN SUPERCONDUCTOR
INTEGRATED CIRCUITS
Flux trapping quantizes and localizes magnetic field as
single-flux-quantum (SFQ) current vortices in the super-
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conductor films as they are cooled through the transition
temperature. Earth’s ambient field of about 40µT would
generate a magnetic flux of 1 nTm2 through the surface
of a 5mm-square chip. Since the SFQ is Φ0 = h/2e ≈
2.07 × 10−15Wb= 2.07 × 10−15Tm2, this amounts to
about 500k trapped vortices. Vortex radius is defined
by the London penetration depth λL ≈ 0.1µm in Nb at
4.2K. The magnetic field local to the vortex corresponds
to the critical field for Nb and is larger than the earth
ambient by a factor of 103. Note that a reduction in am-
bient field will result in a proportionate decrease in the
number of trapped flux, but will not change the magni-
tude of an individual trapped flux.
Flux trapping has been observed directly as a
shift in the threshold characteristic for simple two-
junction Superconducting-Quantum- Interference-Device
(SQUID) circuits [6–8] and even more directly using
magnetic imaging [9]. For larger, digital circuits, flux
trapping produces reduced operating margins or non-
functional circuits [10]. Flux trapping is stochastic. The
hallmark of flux trapping is that all of the above observ-
ables vary from one-to-the-next thermal cycle through
the superconducting transition.
Standard mitigation of flux trapping in the test fixture
involves two or three concentric mu-metal shields to re-
duce earth ambient field by about a factor of 40 down
to 1µT. Additional precautions include 1) avoidance of
thermal gradients using slow cool-down rates, achieved
using a thermometer and heater (or closed-cycle refrig-
erator) running in a control loop, 2) reduction of resid-
ual field using in-situ demagnetization of the mu-metal
shields while cold, and 3) active field cancellation of resid-
ual magnetic fields using feedback. See the above refer-
ences [6–10] for examples of each of these precautions.
Applying all of these techniques at once can reduce the
residual field another two orders to 10 nT [11], which
amounts to only 100 vortices through the chip.
Mitigation of flux trapping in the physical design
involves holes in the ground plane, which provide
energetically-favorable sites to sequester trapped flux.
Holes with high aspect ratio called moats give the best re-
2sults [6, 9, 10], but a perforated-moat geometry is nearly
as good as a continuous moat [7, 8]. While helpful,
these precautions have not proven to be fully effective,
thereby limiting the integration scale to an estimated
10,000 Josephson junctions [12]. A more pessimistic re-
sult was reported in [13]. However, this group has made
continuous progress in both design and test [11, 14, 15]
and has reported a quite favorable result at the 0.5µm
node for a circuit with 32,800 junctions having only a few
outliers attributed to flux trapping [16].
Reported mitigation of flux trapping in integrated cir-
cuits has been inconclusive at best. However, simple
well-controlled experiments indicate that patterning a
single layer into strips can be fully effective for both
low-temperature and high-temperature superconductors
[17, 18]. No flux trapping was observed in 200-nm-thick,
15µm-wide Nb strips in ambient field up to 10µT with a
cool-down rate of 10mK/s [17]. At temperatures below
the critical temperature, Tc, but above the vortex freez-
ing temperature Tf ≈ Tc − 15mK, due to λL ≫ d the
vortex radius is defined by the Pearl length Λ = 2λ2L/d,
with d the film thickness [19]. Thus, for moat spac-
ing W = 2Λ(Tf) ≈ 20µm the vortex is sure to be at-
tracted by the image anti-vortex towards the moat edge
(and eventually sequestered there) if the ambient field is
kept under Φ0/W
2. This is the critical field for complete
vortex expulsion from a narrow strip of width W ≪ Λ
[18, 20–22]. We apply this length scale to moat geome-
tries in integrated circuits at sub-micron.
II. YIELD VEHICLE DESIGN
We designed and tested yield vehicles consisting of
RQL shift registers with eight Josephson junctions pow-
ered by a four-phase AC clock that are triggered sequen-
tially by RQL-encoded data to produce one clock cycle
of delay. An exponential progression started with small
circuits of just a few stages and moved up to long serpen-
tines that filled the chip (Fig. 1). Such a simple design
does not allow faults to be isolated within the circuit, but
is adequate for measuring the characteristic maximum
size of functional circuits. The chips were designed with
density approaching 100,000 devices on a 5 × 5mm die
for the SFQ3ee and SFQ4ee integrated circuit processes
at the MIT Lincoln laboratory, which represent state-of-
the-art superconducting fabrication [5]. However, these
processes are only the initial steps on a road-map to much
higher densities at more advanced lithography nodes [23].
The circuit schematic (Fig. 2) is similar to that re-
ported in [2]. Most of the circuits use junctions with
critical currents of 70-100µA, which is half of that previ-
ously reported. Only the SFQ3ee four-metal-layer design
used the original junction critical currents of 140-200µA.
The output circuit is conceptually similar to the SFQ-to-
DC converter [24] but is compatible with RQL data en-
coding. The output has only three Josephson junctions
and produces 0.5mV, which is adequate for the intended
FIG. 1. CAD drawings of two 5mm-square chips show
designs with the lowest and highest junction count. Each chip
contains two circuit blocks powered with independent clock
lines. Each block has one or more shift registers sharing a
common input and having separate outputs. The chip with
the larger circuits contains two independent shift registers
of 32,400 and 40,400 Josephson junctions that fill the 3mm-
square active area.
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FIG. 2. The yield vehicle schematic consists of an edge-
triggered input that converts a pattern to RQL data encoding,
multiple ac-powered shift register stages, and an output that
converts junction phase to an observable voltage. Four re-
peated stages powered with a four-phase clock produce one
clock cycle of delay. The total number of repeated stages in
each circuit ranged from less than 10 to greater than 20,000.
Parameter values are shown with units of µA for the junction
critical currents, pH for the inductors, Ω for the resistors.
Input signals to the transformers are given in units of Φ0,
equal to the product of current in the primary and mutual
inductance. The output is dc-biased at 130µA and produces
a peak-to-peak voltage of 0.5mV for a target junction critical
current density of 100µA/µm2.
sampling measurement.
Three physical layout styles were developed for two
different versions of the fabrication process, SFQ3ee and
SFQ4ee, at the MIT Lincoln Laboratory [5]. The two
processes have similar feature size but a different num-
ber of metal layers. The SFQ4ee process has eight metal
layers, M0-M7, while the SFQ3ee process has only four
metal layers, M4-M7, corresponding to the topmost lay-
ers in the SFQ4ee stack-up. Our various layout styles
differ primarily in the choice of ground plane layers in
3the physical layout.
The first layout style uses the SFQ3ee process and is
similar to that reported in [2], but with feature size scaled
down to sub-micron design rules. The AC clock lines
and bias transformers were laid out beside the Joseph-
son junctions and the interconnect inductors. The active
region used two ground planes, M4 and M7, which are
the top and bottom metal layers in the stack-up. How-
ever, a single ground plane on M7 was used over the clock
lines, which were patterned in M4. As this layout style
has a mix of single and double ground planes, we will re-
fer to it as having one-and-a-half ground planes. Where
two ground planes are present, coincident moats were
patterned in both layers. Ground metal for this style is
shown (Fig. 3a).
The second layout style, using the SFQ4ee process, had
three global ground planes with coincident moats laid out
in M2, M4, and M7 (Fig. 3b). More metal layers allowed
increased vertical integration. The AC clock lines and
bias transformers were laid out in the M0 and M1 metal
layers, under the Josephson junctions and the intercon-
nect inductors that used M3, M5, and M6. Additional
features were patterned in the M2 and M4 ground planes
to accommodate thru-vias, which were intentionally stag-
gered.
The third layout style (Fig. 3c) also used the SFQ4ee
process but had only two ground planes, M2 and M7.
Thru-vias were placed in the moats. To get above the
M2 ground plane, a wire in M1 extended to the via in the
moat and a wire in M3 followed the same path back over
the ground plane. Coupling from a flux trapped in the
moat into the M1/M3 loop would be small as the loop
is orthogonal to the moat. Extensive via walls around
the moat shield the current associated with trapped flux
from the active circuit. Another significant change from
the previous layout style is that the moats in this design
are only 26µm long and are separated by a 3.6µm gap,
instead of being continuous structures with a length scale
similar to the dimensions of the circuit, about 3mm. The
shorter moats with gaps are more amenable to the X-Y
interconnect needed for more complex logic circuits.
III. TEST
Chips were mounted in a pressure-contact probe with
three concentric mu-metal shields to attenuate ambi-
ent field below 1µT, which is an order of magnitude
less than the critical field for complete vortex expul-
sion, Φ0/W
2 ≈ 10µT for our typical moat separation,
W ≈ 15µm. The probe was lowered into an LHe trans-
port dewar to achieve the 4.2K operating temperature.
All chips were tested using a manual measurement in
which the cooling rate through the transition tempera-
ture was neither observable nor well-controlled, but is es-
timated to have been 0.1-10K/s. Circuits were tested us-
ing a simple repetitive bit sequence from a pattern gener-
ator connected to chip input, and output was observed on
Clock lines in M4 
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M4 & M7 Gnd 
b) 8 Metal (M0-M7) 
M2, M4 & M7 Gnd 
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FIG. 3. Moat geometries and ground planes are shown
for three physical layout styles, which we will refer to as a)
one-and-a-half ground planes, b) three ground planes, and
c) two ground planes. Light-shaded regions indicate a single
layer of ground metal and medium shade indicates two lay-
ers. The darkest shade, used in (b) indicates three layers of
ground metal. Coincident moats in all ground layers are un-
shaded. Dashed lines indicate the unit cells. Unit cell size for
the three layouts is 11.7 µm×32.7µm, 14.8µm×18µm, and
14.8µm×20µm. Two unit cells are shown in (c) in order to
capture the moat geometry, which spans two cells.
a sampling oscilloscope after passing through a low-noise
amplifier. For convenience, the tests were conducted at a
2GHz rate, which is much lower than the intrinsic max-
imum speed of the shift registers. Operating margins on
clock power where measured for functional circuits by vi-
sually matching the output to the expected bit sequence.
The point of circuit failure was somewhat subjective, but
is estimated to be accurate to ±0.2 dB as the onset of er-
4rors is quite rapid.
The largest circuits were retested using an automated
measurement with improved test procedures: 1) The ana-
log waveforms from the sampling oscilloscope were down-
loaded to a PC and digitized using a simple threshold al-
gorithm. Operating margins on clock power where mea-
sured using an automated binary search that both com-
pared the digitized output to the expected pattern, and
set the clock power produced by the sine-wave generator.
2) The cool-down rate through the transition tempera-
ture was controlled using a thermometer and a heater to
be about 3mK/s. This proved to be very important.
For the one-and-a-half-ground-plane layout style, rep-
resentative results from one chip are shown in Fig. 4a.
On subsequent cooldowns, the 16-junction circuit worked
with margins of 2-3 dB with 90% probability, which is suf-
ficient to validate the circuit schematic, fabrication pro-
cess, and test fixture. However, the probability of a work-
ing circuit fell off rapidly with increasing circuit size. The
296-junction circuit showed similar margins with only
20% probability, the 584 junction circuit worked only
10% of the time, with reduced margins, and the 1,136-
junction circuit was found to be nonfunctional in six cool-
down attempts. This result indicates high flux-trapping
incidence compared to a previously-reported circuit of
similar junction count and similar layout style, but fab-
ricated with 2µm minimum feature size. Without more
data this result would indicate that flux-trapping inci-
dence increases as feature size decreases to sub-micron.
For the three-ground-plane layout style, multiple chips
from two wafers were tested. In stark contrast to the
previous result, shift registers of all sizes were found
to be functional. Test effort was directed to the chips
containing the two largest circuits, with 32,400 and
40,400 Josephson junctions, which together filled the
3mm×3mm active area of the chip. Fig. 4b shows results
for two chips, labeled F and I, that are representative of
the most favorable and least favorable data collected. For
the manual test, operating margins are not reproducible
from one cool-down to the next, but only a few attempts
are needed in order to establish wide margins. The widest
margins are only weakly correlated to circuit size. Taken
together, the two circuits on Chip F represent a 72,800
Josephson junction chip with operating margins of 3 dB.
This is the largest digital superconducting chip ever re-
ported.
Re-test of the larger circuits using the automated setup
is also shown in Fig. 4b. For Chip I, the circuit was found
to be functional on all four cool-downs with relatively re-
producible margins ranging from 3-3.7 dB. For Chip F the
circuit was functional on all five cool-downs with margins
that were reproducible to within ±0.06dB, the resolution
of the automated binary search. This corresponds to re-
producibility of clock amplitude of about ±1%. As other
factors such as system noise or variable contact resistance
in the pressure contact probe could account for this level
of variability between cool-downs, the result produced no
evidence of flux trapping.
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FIG. 4. Shift-register yield vehicle circuits using the
three different layout styles were characterized across multiple
thermal cycles. The bar plots indicate the measured operat-
ing margins on the clock power. The smallest bars, plotted
as 0.1 dB, are placeholders indicating an attempted measure-
ment with no operating point found. The power scale is ar-
bitrary, corresponding to the source before various levels of
attenuation. In all cases, the design value for power on-chip
was −14.5 dBm, corresponding to an amplitude of 1.2mA on
a 50Ω line. a) Typical operating margins for a chip with one-
and-a-half ground planes. Multiple chips across several fabri-
cation runs were measured with similar results. b) Operating
margins for two chips with three-ground-planes, representa-
tive of the best and worst measurements of eight chips from
one wafer. Retest of the larger circuits using an automated
measurement with a slow cool-down rate shows little or no ev-
idence of flux trapping. c) Operating margins for a single chip
with two-ground-planes, with the largest circuit comparable
in size to the largest circuit in (b).
5Finally, for the two-ground-plane layout style, data
for a single chip collected using manual test are shown
in Fig. 4c. The largest circuit, comparable in size to
the largest three-ground-plane circuits, was functional on
five-of-five cool-downs but with varying operating mar-
gins. Overall the data indicate that this layout style had
roughly similar effectiveness at sequestering trapped flux
in the moats as the three-ground-plane style.
IV. DISCUSSION
Our main result is an existence proof of large RQL
circuits of up to 72,800 Josephson junctions per die fab-
ricated in an eight-metal-layer sub-micron process op-
erating with large operating margins and showing near-
immunity to flux trapping. A circuit with 40,400 Joseph-
son junctions was characterized across five thermal cy-
cles with no evidence of flux trapping, using only the
rudimentary precautions of passive mu-metal magnetic
shielding and a controlled cool-down rate of 3mK/s in
the test fixture. The relevant metric for flux-trapping
statistics in integrated circuits is not junction count per
se but active area. We report immunity to flux trapping
for circuits with an active area of up to 3mm square. We
expect this result to hold for future circuits with higher
density and higher junction count occupying a similar
physical area.
We also report very poor performance of circuits fab-
ricated in the four-metal-layer version of the process us-
ing one-and-a-half ground planes, which we attribute to
flux trapping. Only circuits of less than 600 junctions
were found to be functional. By comparison, we previ-
ously reported operation of a 1,200-junction circuit with
a similar layout style fabricated in a non-planarized, 2µm
process [2]. We developed a simple narrative to account
for these poor initial results, under the assumptions that
the ground planes may have slightly different transition
temperatures, and that the ground planes are effectively
superconducting before finer features such as vias and
wires. If the M7 global ground plane goes superconduct-
ing first and sequesters a trapped flux in the moat, it is
plausible that the trapped flux will also find the corre-
sponding moat in the M4 half-ground-plane. However, if
the M4 half-ground-plane goes superconducting first, the
trapped flux may instead be expelled to the slits that are
used to define the clock lines. Subsequent trapping in the
moat in M7 will cause magnetic field to thread through
the active region on the circuit. In this scenario, the
moats concentrate field exactly where it is not wanted,
and may be worse than no moats at all.
The technological solutions that produced flux-
trapping immunity in the largest circuits fall into three
general categorizes: 1) the eight-metal-layer, planarized,
sub-micron fabrication process, 2) the moat geometry in
physical layout, and 3) the slow, controlled cool-down
in circuit test. These solutions are expected to be gen-
eral to all superconductor integrated circuits and do not
depend on the particulars of the RQL circuits reported
here. The eight-metal-layer process affords vertical inte-
gration that eliminates the compromises in layout style
that were present in the four-metal-layer design. Pla-
narization avoids film topology that could produce unde-
sirable pinning centers for vortices in the ground plane.
Physical layout was centered around moat design done in
accordance with the analysis presented in Section I. Long
moats with spacing not greater than 15µm were designed
to produce complete vortex expulsion from the patterned
ground plane. Continuous moats in the three-ground-
plane design and perforated moats with 3.6µm spacing
in the two-ground-plane design performed equally well.
Small de facto moats around the thru-vias in the three-
ground-plane design, with maximum dimension of 5µm,
did not trap flux with long moats nearby. Even with the
best moat design the circuits required a slow cool-down
rate. Rapid cool-down reportedly produces thermal gra-
dients leading to EMF currents and magnetic fields in the
package [6]. Since the vortices that form in the ground
plane are only large and mobile in a narrow window above
the freezing temperature Tf ≈ Tc − 15mK, the required
cool-down rate may also indicate the time scale for the
last vortex to move into the moat.
In conclusion, superconducting digital logic is scalable
to increased levels of integration with the development
of Reciprocal Quantum Logic and improved fabrication
capabilities at sub-micron representing an advance of five
process nodes over previously established technology. We
report that flux trapping does not appear to be an insur-
mountable limitation for large-scale superconductor inte-
grated circuits at advanced process nodes. Based on this
success, we conclude that further efforts are warranted
to scale the technology yet further.
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